



# TestBench Components



# Design and Testbench

- “Design” ....HDL code....converted as RTL.....goes into IC or SoC
  - Design Engineer
- “Test Bench” or “TB” ....HDL (or any other) code...used to verify design
  - Verification Engineer
- For Design Engineer....Verilog and SystemVerilog is same
- SystemVerilog is preferred by Verification Engineer
- SystemVerilog = Verilog + *A lot of verification supporting features.*
- The design code might contain hierarchical level of modules.
- There will be always a top level module in the design which instantiate the hierarchical modules.
- The Test Bench is again another ‘module’ in SV.
- The ‘Top-level module’ of the design will be instantiated in the TB module.

# Design and Testbench

```
module a();  
endmodule: a
```

```
module b();  
endmodule: b
```

```
module c();  
endmodule: c
```

```
module d();  
endmodule: d
```

```
module cluster();  
    c c1(.*)  
    d d1(.*)  
endmodule: cluster
```

```
module soc_top();  
    cluster cluster1(.*)  
    a a1(.*)  
    b b1(.*)  
endmodule: soc_top
```

```
module test_bench();  
    soc_top soc_top1(.*);  
  
    //TB Functionality  
endmodule: test_bench
```


**OR**

```
module test_bench();  
    //TB Functionality  
endmodule: test_bench
```

```
module top();  
    soc_top soc_top1(.*);  
    test_bench test_bench1(.*);  
endmodule: test_bench
```

# What is DUT?

```
1 // All verification components are placed in this top testbench module
2 module tb_top;
3
4 // Declare variables that need to be connected to the design instance
5 // These variables are assigned some values that in turn gets transferred to
6 // the design as inputs because they are connected with the ports in the design
7 reg clk;
8 wire en;
9 wire wr;
10 wire data;
11
12 // Instantiate the design module and connect the variables declared above
13 // with the ports in the design
14 design myDsn ( .clk (clk),
15               .en  (en),
16               .wr  (wr),
17               . . . .
18               .rdata);
19
20 // Develop rest of the testbench and write stimulus that can be driven to the design
21 endmodule
```



The code snippet illustrates the instantiation of a Design Under Test (DUT) within a testbench module. The DUT is named 'myDsn' and is connected to the testbench variables 'clk', 'en', 'wr', and 'rdata'.

## Linear Testbench

- ✓ Linear TestBench is the simplest, fastest and easiest way of writing testbenches.
- ✓ This became novice verification engineer choice.
- ✓ It is also slowest way to execute stimulus.
- ✓ Typically, linear testbenches are written in the VHDL or Verilog. In this TestBench, simple linear sequence of test vectors is mentioned.
- ✓ Stimulus code is easy to generate.
- ✓ Small models like simple state machine or adder can be verified with this approach.

## System Verilog Testbench Features

- ✓ Constrained random generation – built on class infrastructure
- ✓ Universal *randomize()* method
- ✓ In-line random generation (*randomize()* with)
- ✓ Spawn threads (*fork...join/join\_any/join\_none*)
- ✓ Control threads (*process* class methods)
- ✓ Inter-process communication (*mailboxes, semaphores* etc)