





# Basic TestBench Functionality




## Basic TestBench Functionality

1. Generate stimulus
2. Apply stimulus to DUT
3. Capture the responses
4. Check for correctness
5. Measure progress



## Self Checking Testbench



- Require considerably more effort during the initial test bench creation phase
- This technique can dramatically reduce the amount of effort needed to re-check a design after a change has been made to the DUT.
- Debugging time is significantly shortened by useful error-tracking information that can be built into the TestBench to show where a design fails.

# Self Checking Testbench

```
1 //adder example
2 module adder(a,b,c); //DUT code start
3   input [7:0] a,b;
4   output [8:0] c;
5   assign c = a + b;
6 endmodule //DUT code end
7
8 module top(); //TestBench code start
9   reg [7:0] a;
10  reg [7:0] b;
11  wire [8:0] c;
12  adder DUT(a,b,c); //DUT Instantiation
13  initial
14    repeat(05) begin
15      a = $random; //apply random stimulus
16      b = $random;
17      #10
18      $display(" a=%0d,b=%0d,c=%0d",a,b,c);
19      if( a + b != c) // monitor logic.
20        $display(" *ERROR* ");
21    end
22  initial begin
23    $dumpfile("dump.vcd");
24    $dumpvars(1);
25  end
26 endmodule //TestBench code end
```

```
xcelium> run
```

```
  a=36,b=129,c=165
```

```
  a=9,b=99,c=108
```

```
  a=13,b=141,c=154
```

```
  a=101,b=18,c=119
```

```
  a=1,b=13,c=14
```

```
xmsim: *W,RNQUIE: Simulation is complete.
```

Self  
checking

## Techniques for Testbench Creation

- **Testbench in HDL** (smaller designs)
- **Testbench in Programmable Language Interface (PLI)**
- **Waveform-based**
- **Transaction-based**
- **Specification-based**

# How to Check Results

How does a Verification engineer check whether the results obtained from the simulation match the original specification of the design?

1. output is displayed in waveform window OR
2. messages are sent to terminal for visual checking.

